

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 717 437 B1**

(12)

## EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
**24.04.2002 Bulletin 2002/17**

(51) Int Cl.<sup>7</sup>: **H01L 21/762, H01L 21/265**

(21) Application number: **95308590.9**

(22) Date of filing: **29.11.1995**

### (54) Method of forming buried oxide layers

Verfahren zur Herstellung vergrabener Oxidschichten

Méthode pour former des couches enterrées d'oxide

(84) Designated Contracting States:  
**AT BE DE DK ES FR GB GR IE IT LU NL PT SE**

(30) Priority: **12.12.1994 US 355298**

(43) Date of publication of application:  
**19.06.1996 Bulletin 1996/25**

(73) Proprietor: **ADVANCED MICRO DEVICES INC.**  
**Sunnyvale, California 94088-3453 (US)**

(72) Inventor: **Lowell, John K.**  
**Round Rock, Texas 78681 (US)**

(74) Representative: **Sanders, Peter Colin Christopher**  
**Brookes Batchellor**  
**1 Boyne Park**  
**Tunbridge Wells Kent TN4 8EL (GB)**

(56) References cited:  
**DE-A- 4 110 331 US-A- 4 885 257**  
**US-A- 5 244 819**

- **PATENT ABSTRACTS OF JAPAN** vol. 15, no. 465 (E-1138), 26 November 1991 & JP-A-03 201535 (NTT), 3 September 1991,
- **PATENT ABSTRACTS OF JAPAN** vol. 10, no. 213 (E-422), 25 July 1986 & JP-A-61 051930 (NEC CORP), 14 March 1986,
- **SOVIET MICROELECTRONICS**, vol. 12, no. 5, 1983, USA, pages 219-226, XP000609205 NEMTSEV G.Z., ET AL.: "The Purification of Silicon from Impurities using an Internal Getter" & MIKROELEKTRONIKA, SEPT.-OCT. 1983, USSR, vol. 12, no. 5, ISSN 0544-1269, pages 432-439,
- **JOURNAL OF APPLIED PHYSICS**, MARCH 1976, USA, vol. 47, no. 3, ISSN 0021-8979, pages 992-996, XP002019830 NASSIBIAN A G ET AL: "Generation lifetime investigation of ion-damage gettered silicon using MOS structure"
- **PATENT ABSTRACTS OF JAPAN** vol. 14, no. 187 (E-917), 16 April 1990 & JP-A-02 034932 (SONY CORP), 5 February 1990,

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

**EP 0 717 437 B1**

**Description**

**[0001]** The instant invention is directed to the manufacture of a silicon on insulator (SOI) wafer, and more particularly to a method of producing an SOI wafer having a buried oxide layer at a lower cost and which is also more reliable than conventionally known wafers. According to the method of the invention, such an SOI wafer can be produced using standard equipment in a normal production facility.

**[0002]** SOI wafers having buried oxide layers are an attractive technology for deep-submicrometer CMOS and radiation-hardened devices because the buried oxide layer offers both device isolation and the ability to getter defects, such as oxygen and metallic ions, away from the operating region of the device.

**[0003]** There are generally two conventional methods for producing SOI wafers. The first is SIBOND. With SIBOND wafers, as illustrated in Figure 1A, an oxide layer 12 is formed on the surface of a substrate 10. A second silicon wafer 14 is bonded to the top surface of the oxide layer 12. Using this method, the top wafer 14 must be formed relatively thin so that the oxide layer 12 is at the desired depth to achieve the device isolation. This results, in an increased potential for defects as the thin layer is worked. Another drawback to the SIBOND wafer is manufacturing cost. Moreover, due to the complexity of the manufacturing process, the SOI wafer cannot be incorporated into the "in-house" production of a semiconductor device. Instead, the SOI wafer must be purchased from an outside source.

**[0004]** The second method employed to produce SOI wafers is SIMOX (i.e., Separation by Implanted Oxygen). In SIMOX technology, as illustrate in Figure 1B, oxygen 16 is implanted into the substrate 10 at relatively low energies to form the buried oxide layer 13. As with SIBOND, one drawback for a semiconductor device manufacturer who wishes to use conventional SIMOX wafers is that the equipment needed to produce such wafers is not of the type normally used in manufacturing semiconductor devices. Thus, typically SIMOX wafers must also be purchased from an outside source. Accordingly the costs of using SOI wafers is increased.

**[0005]** Another drawback associated with SIMOX wafers arises from the Oxygen implantation process itself. The oxygen implantation is carried out at relatively low energy levels, which tends to form defect regions in the surface of the wafer down to the buried oxide layer 13 through portion 15 of the substrate 10. Moreover, SIMOX wafers are typically considered "dirty", in the sense that significant amounts of iron impurities are introduced into the wafer during oxygen implantation. Since Oxygen is not a standard species for ion implantation, the implanting device must be configured in a way which introduces these unwanted impurities. One of the downsides of using SIMOX wafers is that the iron rich nature of the wafer will significantly hinder the production and/or operation of most semiconductor devices. Moreover, the oxygen implantation step is not practical for implementation in standard device production facilities as part of the manufacturing process.

**[0006]** DE-A-4110331 discloses a semiconductor wafer having a buried impurity layer formed by ion injection, the impurity layer being formed over a gettering layer so that, during annealing of the wafer, the crystal defects due to ion injection are absorbed into the gettering layer.

**[0007]** We shall describe a method of producing an SOI wafer which includes a buried oxide layer but which can be made using the type of equipment typically used by semiconductor manufacturers to reduce the costs associated with making and using SOI wafers.

**[0008]** We shall also describe a method for producing SOI or SOI like wafers which can be implemented in standard semiconductor device manufacturing processes. We shall further describe a method of producing an SOI wafer which is more reliable and does not have the undesirable impurities associated with the conventional SOI wafers.

**[0009]** It would also be an advantage if an SOI wafer could be produced in a standard production line without committing the entire production line to an SOI type wafer.

**[0010]** According to the present invention there is provided a method of selectively manufacturing wafers with and without a buried oxide layer at a desired depth, comprising the steps of providing a plurality of oxygen-rich wafers having a background oxygen level of approximately  $1 \times 10^{18} \text{cm}^{-3}$ , implanting ions into each of the wafers to form a defect region at the desired depth in the wafer, the ions being implanted at an energy level at or above 1 MeV, and then annealing at least one of the wafers such that background oxygen in the wafer is gettered to the defect region to form a buried oxide layer, and subjecting at least one other of the wafers to a  $\text{H}_2$  annealing treatment to prohibit the formation of a buried oxide layer.

**[0011]** In this manner the production of an SOI type substrate is selectively carried out and it is no longer necessary that an entire production line is committed to an SOI type wafer.

**[0012]** In one preferred embodiment of the invention phosphorus is used for the ion implantation at a dose of between  $4.5 \times 10^{14} / \text{cm}^2$  and  $1 \times 10^{15} / \text{cm}^2$ .

**[0013]** In the accompanying drawings, by way of example only:

Figures 1A-1B illustrate a process used to manufacture an SOI wafer according to conventional techniques.

Figure 2 illustrates a device using SOI technology;

Figure 3A-3C illustrates a method of producing an SOI wafer according to an embodiment of the invention; and

Figures 4A-4D illustrate SIMS profiles of various wafers illustrating preferred features of the invention.

#### Detailed Description of the Preferred Embodiments

**[0014]** Figure 2 illustrates a device for which an SOI wafer manufactured according to the instant invention is to be used. In Figure 2, a substrate 20 includes a buried oxide layer 22. On the upper portion 24 of the wafer above the oxide layer 22, a semiconductor device 26 is formed. This type of structure is particularly advantageous in CMOS logic in that it prevents parasitic latch-up. This type of structure is also advantageous for use in radiation hardened devices, as it prevents problems associated with  $\alpha$ -particles of radiation.

**[0015]** Figures 3A-3C illustrate a method for producing an SOI wafer according to an embodiment of the instant invention. In this embodiment, a standard P-type (100) wafer which is grown in an oxygen-rich environment and therefore has an oxygen-rich background level (*e.g.* approximately  $1 \times 10^{18}/\text{cm}^3$ ) is provided as shown in Figure 3A. As illustrated in Figure 3B, the oxygen-rich wafer is implanted with a standard species, in this case phosphorus (P), at an energy level of at least 1 MeV. While phosphorus is used in the example provided below, the instant invention is not limited to phosphorus. Any standard species which generates the desired defect region could be used. Typically, heavy ions (relative to phosphorus) such as arsenic can most easily be used to produce the desired effect. For lighter ions, such as boron, energy and dosage may need to be adjusted upward to account for lighter ion. It is also noted that the implantation step could be carried out through an oxide layer (not shown) on the surface of wafer 35. The dosage of the phosphorus implant can be varied according to the desired effect. In the specific examples provided below, the doses were varied between approximately  $5 \times 10^{14}/\text{cm}^2$  to  $1 \times 10^{15}/\text{cm}^2$ .

**[0016]** The high energy phosphorus implantation of Figure 3B creates a zone of defects 31 as a function of the phosphorus implant. In the depicted example, the zone of defects 31 is approximately 1 micrometer beneath the surface of the wafer 35. Since the implantation energy is relatively high, the zone of defects 31 are formed as an amorphous layer roughly about 1 micrometer deep. The defect zone is not formed from the surface down to the region 31 (at 1 micrometer) as would be seen in conventional SIMOX oxygen implantation illustrated in Figure 1B. This is because a higher implantation energy is used as compared to the energy used for SIMOX oxygen implantation.

**[0017]** After the phosphorus implantation step is carried out, the wafer 35, including the zone of defects 31, is subjected to a 30-minute  $960^\circ\text{C}$  annealing process. As a result of the annealing process carried out in Figure 3C, the oxygen within the oxygen rich wafer 30 is drawn to the defects in the zone of defects 31. In other words, the background oxygen of the wafer 35 is drawn from both near the surface and from the bulk. Upon completion of the annealing process of Figure 3C, a zone of oxygen is collected where the defects 31 were formed. As a result, an SOI wafer including a buried oxide layer 32 at a depth of approximately 1 micrometer is formed. In this manner, during the annealing step, the oxygen is getterred to the defects created by the phosphorus implant in order to produce a buried oxide layer.

**[0018]** Figures 4A-4D illustrate SIMS profiles which illustrate features of the above described process for manufacturing an SOI wafer. Figure 4A shows a SIMS profile of the oxygen-rich wafer directly after a  $1 \times 10^{15}/\text{cm}^2$  phosphorus implant at 1 MeV was carried out in the manner illustrated in Figure 3B. The SIMS profile of Figure 4A illustrates the properties of a wafer before the annealing step illustrated in Figure 3C is carried out. As can be seen in Figure 4A, the background oxygen level 41 of the wafer is approximately  $1 \times 10^{18}$  atoms/ $\text{cm}^3$ . The location of the phosphorus implant 43 is also evident. Notably, Figure 4A also illustrates the absence of any buried oxygen layers within the wafer.

**[0019]** Figures 4B and 4C illustrate wafers manufactured according to the instant invention after the annealing step of Figure 3C is carried out on implants of phosphorus at dosages of approximately  $5 \times 10^{14}/\text{cm}^2$  and  $1 \times 10^{15}/\text{cm}^2$ , respectively. As illustrated in Figure 4B at a dosage of  $5 \times 10^{14}/\text{cm}^2$  a distinct oxide layer is formed at the oxygen peak 42 approximately 1 micrometer deep. This layer is approximately  $0.5 \mu\text{m}$  wide and has a peak level of  $5 \times 10^{18}/\text{cm}^3$ . As further illustrated by comparing Figure 4B with Figure 4A, the surrounding oxygen has been getterred in the production of the oxygen peak 42.

**[0020]** Figure 4C illustrates a SIMS profile of a wafer after the annealing step which was implanted with phosphorus at a level of approximately  $1 \times 10^{15}/\text{cm}^2$ . As illustrated in Figure 4C this process produced two oxygen peaks 43 and 44 at approximately  $0.3$  and  $1.0 \mu\text{m}$ , respectively. The first oxygen peak 44 is similar to the oxygen peak 42 in Figure 4B. The second peak 43 is produced as a result of the phosphorus implant at the higher dosage which knocks oxygen from the surface into the substrate. In other words, some of the oxygen at the surface is knocked into the substrate by the phosphorus. This effect is even more pronounced when the phosphorus implant is carried out through an oxide layer on the surface of the substrate. In this case, oxygen from the oxide layer is knocked deeper into the substrate to produce the second oxygen peak 43. Unlike the first oxygen peak, the second oxygen peak is not the result of defects created by the phosphorus implant, but rather is a result of oxygen actually moved from the surface to that region. This will be more fully understood from the description of the interferometry results described below.

[0021] In Figure 4D, a wafer is shown wherein phosphorus was implanted at a dose of  $5 \times 10^{14}/\text{cm}^2$  at approximately 1 MeV. In this case, prior to the annealing step illustrated in Figure 3C, the wafer is subjected to an  $\text{H}_2$  15 minute  $1,150^\circ\text{C}$  annealing treatment. When the  $\text{H}_2$  treatment is carried out prior to the annealing step illustrated in Figure 3C, significant oxygen layers are not formed within the wafer. A slight oxygen peak 48 can be seen. However, this oxygen peak is not at a significant level. Thus, the  $\text{H}_2$  anneal can be used to essentially inhibit the formation of the oxide layer (i.e., when it is desired that the oxygen not be getterd to the defect zone, an  $\text{H}_2$  treatment can be carried out in order to push the oxygen towards the bottom of the substrate).

[0022] In the above described manner, an  $\text{H}_2$  anneal can be used along with the phosphorus implant in a standard production line. Thus, when it is desired to run the phosphorus implant, but not to create an SOI on some wafers, an  $\text{H}_2$  treatment could be carried out prior to the annealing step. In other words, the production of an SOI type substrate could be selectively carried out. That is, the same implant could be carried out when it is desired to create the same junction, but if the buried  $\text{O}_2$  layer was not desired, the hydrogen annealing step would be inserted between the steps illustrated in Figure 3B and Figures 3C. Thus, the instant method for producing an SOI wafer could be carried out in a production process as desired, without committing the entire production line to an SOI type wafer.

[0023] The wafers used to produce the SIMS profiles illustrated in Figures 4A-4D were subjected to an interferometric examination. The results provide a more complete explanation of the features of the instant invention. The results are illustrated in table 1 where the measured result indicates the presence of defects at a depth of approximately 1-micrometer.

TABLE 1

Wafer	Measured result at 1-Micrometer
Wafer 24 (Figure 4A)	None
Wafer 21 (Figure 4B)	$\approx 1$
Wafer 25 (Figure 4C)	$\approx 1$
Wafer 5 (Figure 4D)	$\approx 1$

[0024] As illustrated in the above table, the interferometric results demonstrate that in each of the instances except for wafer 24, a defect region is detected at the depth of approximately 1 micrometer. The results did not produce a defect region above the 1 micron region. It is noted that for wafer 24 while the defect region exists no oxide layer is formed at the 1 micron level in order to reflect and examine the defect region. While in wafer 5 (illustrated in Figure 4D) only a small oxygen peak is formed, it is sufficient to examine the defect region. Thus, according to these results it can be understood that according to the method of the instant invention, an oxide layer buried within the SOI wafer can be formed. The formation of the oxide layer can also be controlled by controlling the phosphorus implantation and/or the level of the background oxygen layer. Moreover, formation can be inhibited with an  $\text{H}_2$  anneal.

## Claims

1. A method of selectively manufacturing wafers with and without a buried oxide layer at a desired depth, comprising the steps of:

providing a plurality of oxygen-rich wafers having a background oxygen level of approximately  $1 \times 10^{18}/\text{cm}^3$ ,  
 implanting ions into each of the wafers to form a defect region at the desired depth in the wafer, the ions being  
 implanted at an energy level at or above 1 MeV, and then  
 annealing at least one of the wafers such that background oxygen in the wafer is getterd to the defect region  
 to form a buried oxide layer, and  
 subjecting at least one other of the wafers to a  $\text{H}_2$  annealing treatment to inhibit the formation of a buried oxide  
 layer.

2. A method as claimed in claim 1, wherein the ions are phosphorus.
3. A method as claimed in claim 2, wherein the ions are implanted at a dose between  $4.5 \times 10^{14}/\text{cm}^2$  and  $1 \times 10^{15}/\text{cm}^2$ .
4. A method as claimed in any one of the claims 1-3, further comprising the step of forming an oxide layer on a surface of each wafer prior to implanting the ions.

5. A method as claimed in any one of the preceding claims, wherein the annealing to form the buried oxide layer is carried out at approximately 960°C and for approximately 30 minutes.
6. A method according to any one of the claims 1-4 in which the H<sub>2</sub> annealing treatment is carried out at 1,150°C for 15 minutes.

## Patentansprüche

1. Verfahren zum wahlweisen Herstellen von Wafern mit einer oder ohne eine vergrabene Oxidschicht an einer gewünschten Tiefe, mit den folgenden Schritten:

Bereitstellen mehrerer sauerstoffreicher Wafer mit einem Hintergrund-Sauerstoffpegel von ungefähr  $1 \times 10^{18} \text{ cm}^{-3}$ ,

Implantieren von Ionen in jeden der Wafer zur Bildung eines defekten Bereiches in einer gewünschten Tiefe in dem Wafer, wobei die Ionen mit einem Energiepegel von 1 MeV oder höher implantiert werden, und anschließend

Tempern mindestens eines der Wafer derart, dass der Hintergrund-Sauerstoff in dem Wafer auf den defekten Bereich gegetert wird, um eine vergrabene Oxid-Schicht zu bilden, und

Durchführen einer H<sub>2</sub>-Temperierungsbehandlung an mindestens einem anderen der Wafer zum Verhindern der Bildung einer vergrabenen Oxidschicht.

2. Verfahren nach Anspruch 1, bei dem die Ionen Phosphor-Ionen sind.
3. Verfahren nach Anspruch 2, bei dem die Ionen mit einer Dosis zwischen  $4,5 \times 10^{14} / \text{cm}^2$  und  $1 \times 10^{15} / \text{cm}^2$  implantiert werden.
4. Verfahren nach einem der Ansprüche 1-3, ferner mit dem Schritt des Bildens einer Oxidschicht auf einer Fläche jedes Wafers vor dem Implantieren der Ionen.
5. Verfahren nach einem der vorhergehenden Ansprüche, bei dem das Temperieren zur Bildung der vergrabenen Oxidschicht bei ungefähr 960°C und ungefähr 30 Minuten lang durchgeführt wird.
6. Verfahren nach einem der Ansprüche 1-4, bei dem die H<sub>2</sub>-Temperierungsbehandlung bei 1150°C 15 Minuten lang durchgeführt wird.

## Revendications

1. Méthode de fabrication de tranches avec et sans couche enterrée d'oxyde au choix à une profondeur désirée, comprenant les étapes de :

fourniture d'une pluralité de tranches riches en oxygène ayant un niveau en oxygène à l'arrière-plan d'approximativement  $1 \times 10^{18} \text{ cm}^{-3}$ ,  
implantation d'ions à l'intérieur de chacune des tranches de manière à former une région imparfaite à la profondeur désirée dans la tranche, les ions étant implantés à un niveau d'énergie égal ou supérieur à 1 MeV, puis recuit d'au moins une des tranches de telle manière que l'oxygène à l'arrière-plan dans la tranche est fixé par sorption dans la région imparfaite de manière à former une couche enterrée d'oxyde, et  
application au moins sur une autre des tranches d'un traitement de recuit de l'H<sub>2</sub> de manière à inhiber la formation d'une couche enterrée d'oxyde.

2. Méthode selon la revendication 1, dans laquelle les ions sont des ions de phosphore.
3. Méthode selon la revendication 2, dans laquelle les ions sont implantés à une dose comprise entre  $4,5 \times 10^{14} / \text{cm}^2$  et  $1 \times 10^{15} \text{ cm}^2$ .

## EP 0 717 437 B1

4. Méthode selon l'une quelconque des revendications 1 à 3, comprenant en outre l'étape de formation d'une couche d'oxyde sur une surface de chaque tranche préalablement à l'implantation des ions.
5. Méthode selon l'une quelconque des revendications précédentes, dans laquelle le recuit pour former la couche enterrée d'oxyde est exécuté à approximativement 960° C et pendant approximativement 30 minutes.
6. Méthode selon l'une quelconque des revendications 1 à 4, dans laquelle le traitement de recuit de l'H<sub>2</sub> est exécuté à 1 150° C pendant 15 minutes.

10

15

20

25

30

35

40

45

50

55

FIG. 1A




FIG. 1B





FIG. 2




FIG. 3A



FIG. 3B




FIG. 3C






FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D

